

September 1986 Revised July 2001

DM7438 • 7438

Quad 2-Input NAND Buffers with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical

Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC}\left(\text{Min}\right) - V_{OH}}{N_1\left(I_{OH}\right) + N_2\left(I_{IH}\right)}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}} \left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}} \left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where:

 N_1 (I_{OH}) = total maximum output high current

for all outputs tied to pull-up resistor

 N_2 (I_{IH}) = total maximum input high current for all inputs tied to pull-up resistor

 N_3 (I_{IL}) = total maximum input low current for


all inputs tied to pull-up resistor

Ordering Code:

Order Number Package Number Package Description		Package Description
DM7438M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM7438N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
7438SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

•	•	
Α	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

H = HIGH Logic Level L = LOW Logic Level

Output

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Output Voltage 7V Operating Free Air Temperature Range 70°C to +70°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
V _{OH}	HIGH Level Output Voltage			5.5	V
I _{OL}	LOW Level Output Current			48	mA
T _A	Free Air Operating Temperature	0		70	°C

-65°C to +150°C

Electrical Characteristics

Storage Temperature Range

over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA			-1.5	V
I _{CEX}	HIGH Level Output Current	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max$			250	μА
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.4	V
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	V _{CC} = Max, V _I = 2.4V			40	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max		5	8.5	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max		34	54	mA

Switching Characteristics


at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time	C _L = 45 pF		22	ns
	LOW-to-HIGH Level Output	$R_L = 133\Omega$		22	115
t _{PHL}	Propagation Delay Time]		18	20
	HIGH-to-LOW Level Output			10	ns

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A



N14A (REV F)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.065 0.00 4° TYP Optional (1.651)95° ±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508)0.125 - 0.150 $\overline{(3.175 - 3.810)}$ 0.280 0.014-0.023 TYP (7.112) MIN 0.100±0.010 TYP (2.540 ± 0.254) $\frac{0.050\pm0.010}{(1.270-0.254)}$ TYP

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 { +0.040 \atop -0.015 \atop -0.015 \atop \hline (8.255 { +1.016 \atop -0.381 \atop }$

www.fairchildsemi.com